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Abstract
As general purpose processors become faster, many signal processing func-
tions that used to require special purpose hardware, are now feasible to
perform in software. In wireless communications, this means we move to-
wards the “ideal” software-defined radio (SDR), where we have an antenna
and analog/digital converters, after which the signal is processed in software.
Defining most of the functionality in software makes software defined
radios very flexible, in that they can be reconfigured quickly to perform any
task for which they have sufficient computational capacity.
This thesis is composed of a number of studies into high-performance
SDR, and very low-cost SDR. The first series of studies explore how well
modern programmable general purpose processors are able to run typical
signal processing tasks in the physical layer of a modern communications
standard: DVB-T2. In the second series of studies, a radio spectrum moni-
toring system is built using very low-cost components, and some software.
The first series of studies was initiated by an analysis of the DVB-T2
standard for digital television broadcasting. The most computationally com-
plex signal processing functions of a DVB-T2 receiver were implemented
on a graphics processing unit (GPU), and various central processing units
(CPUs). The objective of these studies was to show that a real-time capable
receiver for a modern standard such as DVB-T2 is feasible to implement
completely in software on modern off-the-shelf computers.
The second series of studies focuses on distributed radio frequency spec-
trum monitoring using very low-cost sensors. The sensors are based on cheap
off-the-shelf hardware, which was never intended for spectrum monitoring.
The nodes were instead adapted to the tasks of spectrum sensing and geolo-
cation of transmitters by running specialized software.
i
ii
Sammanfattning
De processorer som används för att köra applikationer på datorer och t.ex.
mobiltelefoner blir allt snabbare och effektivare. Dessa processorers stora
fördel är deras flexibilitet; de kan programmeras för att utföra en mängd
olika uppgifter. Processorns uppgift definieras alltså av mjukvaran som körs
på den för tillfället. En processortillverkare behöver alltså inte på förhand
veta exakt vilka uppgifter processorn kommer att utföra under sin livstid.
Mjukvarudefinierad radio — eller SDR från engelskans Software Defined
Radio-– handlar om att låta en programmerbar plattform, t.ex. en gene-
rell processor, sköta största delen av uppgifterna i en radiomottagare eller
-sändare i mjukvara. Normalt sköts en stor del av den beräkningsintensiva
signalbehandlingen i en radio av komponenter specifikt designade för upp-
giften. Man använder t.ex. oftast ett speciellt mikrochip för att behandla
signalerna från GPS-satelliter och beräkna en position, ett annat chip för
att ta emot digital-tv sändningar, och ett eller flera olika chip för att kom-
municera med olika typer av trådlösa nätverk. Dessa chip utför sin uppgift
effektivt, men är inte flexibla på samma sätt som en processor som kan växla
mellan att köra ett datorspel och en ordbehandlare endast genom att ladda
in ny mjukvara. Det är också dyrt att designa ny hårdvara för en specifik
uppgift.
Målet med SDR är att minska mängden specialiserad hårdvara i en radio
för att bygga mer flexibla system. En ideell mjukvaruradio kan t.ex. vara
en GPS-navigator, en digital-tv mottagare, eller en mobiltelefon, beroende
på vilken mjukvara som körs på den. Detta betyder också att förbättringar
på kommunikationsstandarder kan göras genom att leverera ny mjukvara i
likhet med hur mjukvaruuppdateringar görs för applikationer på en dator.
I denna avhandling beskrivs ett antal studier, indelade i två grupper,
relaterade till SDR. I den första gruppen studier undersöks hur de tunga
beräkningsoperationerna som behövs i en DVB-T2 digital-tv mottagare kan
utföras på en vanlig konsument-PC utrustad med ett grafikkort. En studie
om hur en typisk strömsnål processor för mobiltelefoner kan utföra dessa
beräkningar ingår också. Målet med dessa studier är att visa hur moderna
datorers beräkningskapacitet kan utnyttjas för att bygga en mjukvaruradio
som klarar av en modern trådlös kommunikationsstandard som DVB-T2.
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I den andra gruppen studier undersöks hur väldigt billig hårdvara som
kostar ca 50AC kan användas för att övervaka radiospektrets användning.
Denna hårdvara var inte ursprungligen designad för att övervaka spektru-
manvändningen, men genom specialiserad mjukvara blir detta möjligt. En
uppdatering till mjukvaran möjliggjorde också användningen av denna bil-
liga hårdvara för att estimera positionen på okända radiosändare i området.
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Part I
Research Summary

Chapter 1
Introduction
A typical modern mobile phone might need to support 10 or more different
wireless communications standards. The phone needs to support four gen-
erations of mobile telecommunications networks with their extensions, mid-
range data links through various WiFi standards, and short-range communi-
cations through several generations of Bluetooth as well as near-field commu-
nication (NFC). Satellite navigation using Global Positioning System (GPS),
Global’naya Navigatsionnaya Sputnikovaya Sistema (GLONASS), and Bei-
Dou are also often supported in the same device. There might even be an
FM-radio receiver inside the handset. The number of wireless communica-
tions standards to be supported will only increase, as the fifth generation
(5G) of telecommunications networks is being planned.
In the past, most of the signal processing required to support different
wireless standards has been handled by application-specific integrated cir-
cuits (ASICs) with fixed functionality. As the computational performance
of programmable computing platforms continue to increase, however, an in-
creasing number of tasks that have been traditionally handled by dedicated
hardware may be replaced by software executing on reconfigurable comput-
ing platforms. These reconfigurable platforms include central processing
units (CPUs), graphics processing units (GPUs), and digital signal proces-
sors (DSPs), as well as reconfigurable hardware such as field-programmable
gate arrays (FPGAs). This allows us to move software “closer to the antenna”
in radios.
The concept of replacing application-specific circuits with programmable
hardware in radio communications is commonly called software defined radio
(SDR). In an “ideal” software defined radio, the antenna would be connected
almost directly to a programmable processor, with only analog-to-digital
converters (ADCs) and digital-to-analog converters (DACs) in between to
convert the signal between the analog and digital domains. This concept is
illustrated in figure 1.1.
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Figure 1.1: An ideal software defined radio, where the antenna is con-
nected almost directly, via an amplification stage, to the analog-to-digital
and digital-to-analog converters for reception and transmission, respectively.
There are several significant advantages of defining functionality in soft-
ware rather than in hardware circuits. Hardware design is generally very
expensive, and any significant upgrades generally require a redesign of the
hardware. General purpose processors are widely used due to their appli-
cability to a large set of problems, and can therefore enjoy the benefits of
mass production, such as lower cost per unit and more advanced produc-
tion facilities. The general purpose platform can also be reconfigured in a
straightforward manner by updating the software being executed, provided
that the processing capacity is sufficient for the new functionality. If the
new functionality requires more processing capacity, it is often quite easy to
adapt the software to a new processor.
Dedicated, single-purpose hardware is typically significantly more energy-
efficient when compared to performing the same task in software on a general
purpose processor. As the number of features required from the device grows,
however, the complexity and size of the ASIC grows.
DSPs are most commonly utilized for high-performance signal processing
in software, since their architecture is commonly optimized for processing
digitized signals efficiently. General purpose application processors, however,
also increasingly contain functionality to enable efficient digital signal and
image processing. An example of this is vector processing extensions enabling
the application of a single operation on multiple data elements.
GPUs, originally only designed for 2D and 3D graphics acceleration, are
increasingly suitable for other tasks that can take advantage of the massively
parallel processing capabilities of the GPU. The capabilities of these proces-
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sors – not originally intended for signal processing – in an SDR context are
explored as part of this thesis.
1.1 Research scope and objectives
The objective of this thesis is to explore the applicability of general pur-
pose processors and low-cost commercial off-the-shelf (COTS) computing
platforms to radio applications. The exploration is performed primarily in
the form of case studies. Contributions focus on two aspects of SDR using
commodity hardware:
1. Feasibility study of implementing components of a modern communi-
cations standard in software on commodity hardware.
2. Exploiting COTS hardware to build a low-cost radio spectrum moni-
toring system.
1.1.1 Efficient SDR algorithms
The first aspect is explored as a series of studies on the Digital Video Broad-
cast - Terrestrial 2 (DVB-T2) standard for video broadcasting. The DVB-T2
standard is a fairly recent standard with several computationally complex
building blocks, making this standard a good test case. First, the complex-
ities of the various building blocks of a DVB-T2 receiver (the transmitter
is less interesting due to its lower complexity) are analyzed, and the most
computationally complex parts of a receiver are identified.
Based on the initial study, the most computationally intensive building
blocks were implemented on both a regular off-the-shelf GPU, and a common
CPU, to gain insight into the feasibility of implementing a receiver completely
in software. An implementation for CPUs designed for mobile devices was
also developed and evaluated.
The goal of this first series of studies is to show that, given efficient al-
gorithms, a completely software-defined implementation of a receiver for a
modern telecommunications standard, DVB-T2, is feasible on general pur-
pose hardware.
1.1.2 Low-cost, versatile SDR
One clear advantage of software radios over dedicated hardware is that
economies of scale can drive down costs to produce generic radio interfaces
and general purpose processors, where the functionality of the system can
be customized through software. The second set of studies conducted for
this thesis is focused on exploiting low-cost COTS hardware to implement
specialized functionality.
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This is explored through the construction of a distributed network of
radio receivers scanning the radio spectrum for activity, where each node
is composed of a very low-cost Raspberry Pi computer and an SDR-capable
Universal Serial Bus (USB) dongle intended for the reception of Digital Video
Broadcast - Terrestrial (DVB-T) broadcasts. In an extension to this study,
it is also demonstrated how – by only replacing the software – this setup can
also be used to locate the source of detected radio transmissions geographi-
cally.
These studies show how SDR can provide low-cost, versatile alternatives
to dedicated systems that are often very expensive due to lower demand and
high costs related to developing new hardware.
1.2 Summary of contributions
The contributions of this thesis are discussed in more detail in chapters 4
and 5. A brief summary of the main contributions follow here.
1.2.1 Efficient SDR algorithms
The first series of studies regarding the feasibility of implementing a DVB-T2
receiver in software on commodity hardware encompasses Papers I-IV (see
list of original publications). Paper I gives an overview of the complexity of
the signal processing blocks in a DVB-T2 transmitter and receiver through
analysis of a DVB-T2 simulator. Paper I shows that while the transmitter
part has fairly low computational complexity, the receiver contains compu-
tationally complex parts. The results show that a DVB-T2 receiver’s most
computationally complex parts are the low-density parity-check (LDPC) for-
ward error correction (FEC) decoder and quadrature amplitude modulation
(QAM) demapper.
Paper II presents a DVB-T2 LDPC decoder implemented on both a GPU
and multi-core CPU. The GPU implementation in Paper II shows that real-
time LDPC decoding of the codes used in DVB-T2 is feasible on a modern
GPU.
Paper III presents an implementation of a similar LDPC decoder on a
low-power multi-core ARM CPU. This implementation does not reach real-
time performance according the requirements of the DVB-T2 standard. It
does, however, provide useful insight into the performance of modern low-
power CPUs aimed at the mobile market compared to the more performance
oriented desktop computer components.
Furthermore, in Paper IV, the study is completed by presenting a real-
time capable DVB-T2 QAM demapper on a GPU. Paper IV also shows that
the LDPC decoder and demapper can be executed on the same GPU at
a throughput exceeding the DVB-T2 requirements for real-time operation.
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Thus, with some reservations further detailed in chapter 4, the studies en-
compassing Papers I-IV show the feasibility of implementing a receiver for
the modern DVB-T2 multimedia broadcasting standard in software on a
consumer-grade personal computer (PC).
Author’s contributions
The author of this thesis contributed to the first series of studies as follows.
The studies in Papers I-IV are based on the analysis of and implementation of
optimized signal processing components in a DVB-T2 simulator developed
at Åbo Akademi University. The simulator was mainly developed by the
co-authors of Papers I-IV. The co-authors assisted with understanding the
simulator, as well as writing parts of Papers I-IV. Most parts of Papers I-IV
were written by the author of this thesis.
The author performed the performance analysis of signal processing blocks
in Paper I independently. The author also implemented and analyzed the
optimized LDPC decoders in Papers II-III independently based on less opti-
mized implementations written by co-authors and other contributors to the
DVB-T2 simulator. Likewise, the implementation and performance analysis
of GPU algorithms in Paper IV was performed by the author.
1.2.2 Low-cost, versatile SDR
The second series of studies exploits mass-produced COTS hardware to build
a low-cost radio spectrum monitoring system. This series of studies consists
of Papers V-VI. The studies contribute to existing knowledge by demonstrat-
ing through field measurements how a very low-cost distributed network of
nodes equipped with SDR capabilities can be used for spectrum sensing (Pa-
per V) and also for locating the source of transmissions (Paper VI).
In Paper V the performance of the very low-cost equipment is compared
to dedicated spectrum sensing equipment. It is shown that useful measure-
ments can be performed at very low cost, enabling the construction of dense
networks of spectrum sensing nodes. Paper VI goes on to show how, through
a change in software, the same network of low-cost nodes can also be used
to provide coarse location of the source of unknown arbitrary signals.
Author’s contributions
For Paper V, the author was responsible for all software implementation and
the architecture of the distributed network of spectrum monitoring nodes.
The results analysis was also performed by the author. Co-authors wrote
much of the background part of the paper, as well as some of the introduction
and conclusion. Co-authors also set up and provided measurements from
the reference spectrum sensing equipment. Paper VI was mostly written
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by the author of this thesis, and all implementation and analysis work was
performed by the author.
1.3 Organization of the thesis
The thesis is organized as follows. In chapter 2, we familiarize ourselves
with the history of SDR, and the emergence of SDR on commodity consumer
hardware. In chapter 3, a brief overview of the features of modern CPUs
and GPUs that make these platforms suitable for signal processing tasks is
given.
Chapter 4, constains a description of the studies on high-performance
SDR algorithms for parts of the DVB-T2 standard. Chapter 5 follows with
an overview of low-cost spectrum monitoring and geolocation powered by
SDR algorithms. Finally, the thesis is concluded in chapter 6.
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Chapter 2
Software Defined Radio
This chapter contains a brief overview of how SDR has evolved over the
years. In subsection 2.3, we will especially focus on how SDR platforms have
become increasingly available as relatively inexpensive off-the-shelf products
that anyone with enough interest can acquire.
2.1 Definition
SDR is defined by the Wireless Innovation Forum and the Institute of Elec-
trical and Electronic Engineers (IEEE) P1900.1 group as “Radio in which
some or all of the physical layer functions are software defined” [95, 55]. An
“ideal” software defined radio is designed in such a way that the ADC in a
receiver or DAC in a transmitter is placed as close to the antenna as possible,
after which all further processing is performed digitally in software [78].
In practice, an analog radio frequency (RF) front-end is typically required
– or at least desirable – before the DAC/ADC to perform functions such
as amplification, filtering, and possibly downconversion of the signal in the
analog domain. Since most of the processing is performed in software, the
functionality of the radio can be reconfigured simply by running different
software.
Often reconfigurable logic devices, such as FPGAs, are also used to re-
alize the reconfigurability, instead of or in addition to software running on
a specific processor. In the following section, an overview of the move to-
wards an increased amount of signal processing being performed in software
is given. In section 2.3 follows a discussion of the increasing popularity of
SDR on commodity hardware such as PCs.
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2.2 The early days
SDR is not a new concept, and can be traced back, at least, to the 1980s
and mostly to U.S. military projects.
As an example of early designs that would seem to fit the definition of
SDR, an implementation of a software modem for transmission and recep-
tion of burst messages over VHF voice channels was described in an article
published in 1979 by Davies and Davies [19]. The authors implemented most
of the signal processing on a Texas Instruments TMS9900 16-bit processor.
The advantages of the software approach according to the authors [19] in-
clude the use of COTS hardware, and the ability to reconfigure the system
simply by switching read only memory (ROM) boards.
In a company newsletter published in May 1985, the E-Systems Garland,
Texas division — which was later bought by Raytheon— used the term “Soft-
ware Radio” to describe their system for analyzing signals captured on tape
in software. Their computer system used sixteen Floating Point Systems1
FPS 5430 Array Processors to perform “full speed” signal processing [80].
2.2.1 SPEAKeasy
The two-phase SPEAKeasy project [66, 17], managed by the Air Force Rome
Laboratory in the U.S., and funded by various military branches as well as
the Defense Advanced Research Projects Agency (DARPA), was conceived
in the late 1980s and officially started in 1992. The project was initiated
with the goal of developing an open architecture reprogrammable modem,
which would be able to cope with new waveforms as they are developed.
The system would also need to be able to handle the myriad of existing
waveforms that were in use by both the U.S. military and their allies, and
bridge different systems as necessary.
The SPEAKeasy phase 1 radio used four Texas Instruments (TI) TMS320-
C40 DSPs as the DSP engine, where various waveforms could be demod-
ulated. The system included a CYPRIS module to handle encryption of
information.
In phase 2, which was initiated in 1995, development was continued with
especially architectural openness and modularity in mind [17]. The Phase-2
hardware, again, used the same TI DSP chips, however with programmable
logic provided by FPGAs. In phase 2, there were also separate cryptographic
processors handling security. The phase 2 hardware could handle a frequency
range of 2 to 400 MHz, although the original goal was to handle up to 2 GHz
frequencies [17].
1Floating Point Systems was later acquired by Cray
8
2.2.2 Joe Mitola
Joe Mitola is regarded as a very influential person in SDR. His initial article
on the subject was published in 1993 [78], while Mitola was working at the
E-Systems Melpar division in Virginia, USA. In the article, Mitola relates
advances in enabling technologies — such as ADCs and DACs, various high
performance processor architectures, and interconnects — to the demands of
software radios. He also discusses computational models and architectures
for software radios.
Mitola mentions [78] that the ideal software radio would be able to com-
municate using any signal format by simply changing software algorithms,
as long as the processing capabilities and ADC/DAC bandwidth require-
ments are met, and the communication is taking place within a supported
frequency range. Mitola also mentions that future software radios could
automatically select the optimal transmission parameters for a radio link,
given requirements on cost, availability, and signal quality. This concept
of a context-aware, reconfigurable radio would later be called cognitive ra-
dio, and was further explored by J. Mitola and G.Q. Maguire in an article
published in 1999 [76].
In 1995, Mitola published an article [77] where he discussed architectural
issues in software radio systems. He splits channel processing in a software ra-
dio into antenna, RF, intermediate frequency (IF), baseband, and bitstream
segments. Based on this segmentation, Mitola discusses the estimation of
demand on hardware resources in a software radio in order to meet the often
strict timing budgets in such a system.
Recognizing that, especially at the time, a single processor does not have
the computational capacity to handle all stages of signal processing on its
own, Mitola also discusses the mapping of the various segments onto het-
erogeneous multiprocessor hardware architectures. He also mentions other
tradeoffs that might need to be made in order to overcome hardware lim-
itations or to lower cost, such as oﬄoading some processing to dedicated
single-purpose hardware chips.
2.3 SDR on consumer hardware
During the 21th century, powerful platforms for SDR have become more
cost effective, which has lead to increased interest in SDR even among hob-
byists. Especially SDR systems based around ordinary consumer PCs have
become more prevalent, as general purpose CPUs have followed Moore’s law
and roughly doubled in performance every two years [94], thus making the
heavy number crunching involved in processing many waveforms feasible us-
ing these processors.
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2.3.1 MIT SpectrumWare
In a paper presented at the USENIX ’98 conference, Ismert[57] identified
two weak points when using a PC for SDR. One was the lack of proper
input/output (I/O) devices capable of transferring a high-speed stream of
digital samples between the ADC/DAC and the main memory of the PC.
The other weakness identified was the lack of operating system support for
transporting these continuous streams of data with adequately low jitter
through the operating system (OS) kernel to the user-space SDR application
for processing.
According to Ismert, jitter in the rate at which an application can process
incoming data is caused by features such as virtual memory, cache memories,
varying I/O bus utilization levels, and multi-tasking in the OS. The jitter
issues are mostly not present in traditional radios based on special purpose
circuits, or dedicated DSPs, since in these systems, signal processing often
happens at the same rate as the I/O, and no other tasks are allowed to
interfere with the processing.
Ismert presented the General Purpose PCI Interface (GuPPI) hardware,
which was a device connected to the Peripheral Component Interconnect
(PCI) bus of a PC, and which consisted of two boards: one containing
the ADC/DAC hardware for digitizing an analog signal, and the other for
streaming the samples to the main memory using direct memory access
(DMA) transfers. First in, first out (FIFO) buffers on the device were used
to absorb jitter due to the bursty nature of PCI bus access. Extensions to the
Linux kernel were also implemented to avoid copying of data buffers when
moving data between kernel and user space.
The GuPPI hardware was used within the SpectrumWare project at Mas-
sachusetts Institute of Technology (MIT). Within this project, a software
framework called SPECtRA was developed, providing a number of signal
processing modules, a way to connect those modules, as well as a scripting
language to define the topology of the radio system [11].
A company, Vanu Inc., that was founded based on research within the
MIT SpectrumWare project, commercialized a Global System for Mobile
Communications (GSM) base station using ordinary HP Proliant servers
based on Intel Pentium processors to perform all of their baseband process-
ing. The base stations could also be updated to the code division multiple
access (CDMA) standard after deployment through updated software [65].
2.3.2 GNU Radio and the USRP
Initially based on code from the SpectrumWare project — but completely
rewritten in 2004 — GNU Radio [37, 9] was initiated by Eric Blossom and
John Gilmore in 1998 [79, 10, 36]. This software has been actively devel-
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oped since, and has become a popular framework for various SDR projects,
especially among hobbyists and researchers. The GNU Radio framework
contains a large amount of pre-written signal processing blocks and handles
the interconnection of these blocks, as well as performing the passing of data
between blocks and scheduling of the signal processing operations.
The high level structure of a GNU Radio-based application is commonly
written in the Python language, while performance-critical signal processing
code is written in C++. The project is developed under an open source GNU
General Public License (GPL) license. Typically, at first, GNU Radio would
be used together with the computer’s sound card acting as the digital/analog
(D/A) interface to an external front-end, or with rather costly combinations
of front-ends, such as cable TV tuner development boards and dedicated
D/A boards [27].
Matt Ettus also became an active developer in the GNU Radio project
in the early years. Due to the lack of affordable data acquisition hardware
suitable for acting as an interface between the antenna and the computer,
Ettus designed and sold the Universal Software Radio Peripheral (USRP)
[101] hardware. The USRP was based around an Altera Cyclone FPGA and
four 12-bit 64 megasamples per second (MS/s) ADCs for reception as well
as four 14-bit 128 MS/s DACs for transmission [28]. The FPGA was mostly
used for downconversion on the receiver side, as well as interpolation on the
transmitter side.
The USRP was designed to hold up to two transmitter and two receiver
daughterboards, where the daughterboards contain the analog front-ends
required for the frequency range of interest. The USRP connected to a host
PC through a USB 2.0 bus. The first USRPs were being shipped by early
2005 for less than USD 500, without daughterboards [26]. Since then, the
USRP product range has evolved and expanded, and there are now both
USRPs with very high-bandwidth interfaces such as 10 Gigabit Ethernet
and PCI Express, as well as battery powered stand-alone devices containing
on-board processors [29].
2.3.3 Other frameworks for SDR development
In addition to GNU Radio and other frameworks discussed in earlier sections,
several other platforms for the development of SDRs and cognitive radios
have been developed.
Iris [99] is a framework for the design of cognitive radio testbeds. To
meet this goal, Iris emphasizes runtime reconfigurability in order to enable
reacting to changes in the environment [99]. Iris also supports processing
platforms such as FPGAs in addition to general purpose CPUs. Created
within the EU FP7 SAMURAI project, ASGARD[7] is another platform
aimed at providing a testbed for the development of cognitive radios. AS-
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GARD is mainly targeting general purpose processors and runs on the Linux
operating system.
The Open Source SCA Implementation::Embedded (OSSIE) project[38]
is an open source framework for the development of SDRs compliant with
the Software Communications Architecture (SCA). The SCA is an architec-
ture for building interoperable communications systems, and was developed
within the U.S. military’s Joint Tactical Radio Systems (JTRS) project.
2.3.4 The rise of inexpensive SDR equipment
With the gain in popularity of frameworks such as the open-source GNU
Radio software framework, a wave of more or less open hardware suitable for
use with GNU Radio and similar software has also followed. Many of these
initiatives aim to provide low-cost, high-bandwidth platforms featuring RF
front-ends and D/A hardware to connect to host computers.
Many of the products in the USRP family have board schematics avail-
able, and software drivers are open source. Later projects include the HackRF
[39], which in addition to schematics, also releases PCB layout files under
open licenses. Several of the more recent SDR hardware interfaces have
been funded through “crowdfunding”, i.e. through monetary contributions
by a large number of people.
Around the year 2010, it was discovered that the demodulation chip of
certain DVB-T (Digital Video Broadcast - Terrestrial) USB-based receivers
is capable of producing raw 8-bit I/Q samples over the USB in addition to
decoding DVB-T on-chip. This capability was originally intended for decod-
ing Digital Audio Broadcasting (DAB) and FM radio. At a price point of
roughly USD 20, however, this capability made these dongles highly popular
as very low-cost, relatively high-bandwidth SDR receivers [87]. The don-
gles are capable of reliably streaming samples at a rate of approximately 2.5
MS/s to a host computer in the 20 MHz to 2 GHz range depending on the
exact tuner chip used.
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Chapter 3
General purpose processors
and signal processing
This chapter contains an overview of various general purpose processing ar-
chitectures, and how they are suitable for digital signal processing. We will
mostly focus on the types of processors commonly found in general purpose
computing platforms, such as PCs and lower power devices such as mobile
phones. These architectures are mostly various CPUs and GPUs.
While DSPs were designed with signal processing in mind, regular CPUs
have also become increasingly capable signal processors due to the data
parallelism provided by various multimedia extensions to the architecture.
GPUs were originally designed for graphics acceleration alone, but have since
evolved into massively parallel general purpose processors.
The contributions of this thesis are mostly focused on general purpose
CPU and GPU architectures, and thus we will mostly ignore the traditional
choices of architecture for SDR: DSPs and FPGAs.
3.1 Central processing units (CPUs)
Popular CPU architectures such as the IA-32 (32-bit) and x86-64 (64-bit)
instruction set architectures used in Intel and AMD processors were not de-
signed with signal processing in mind. As these architectures evolved, how-
ever, various extensions to the instruction sets have introduced instructions
that can accelerate common signal processing tasks.
3.1.1 Vector instructions
MMX and SSE
Acceleration of digital signal processing on general purpose CPUs is often
achieved using vector instructions, providing single instruction, multiple data
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(SIMD) processing which allows the execution of a single operation on mul-
tiple pieces of data in parallel. SIMD was introduced in later revisions of
the Intel Pentium processor with the MMX extension [56]. MMX introduced
eight 64-bit registers, MM0 to MM7 to the IA-32 architecture. These reg-
isters were actually aliased to the lower 64 bits of the 80-bit floating point
registers. The 64-bit registers support operations on packed integer data,
i.e. eight single byte integers, four 16-bit integers, or two 32-bit integers.
An illustration of the PADDB instruction for the addition of two registers
containing 8 packed single-byte integers is shown in figure 3.1.
X7 X6 X5 X4 X3 X2 X1 X0
Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0
X7+Y7 X6+Y6 X5+Y5 X4+Y4 X3+Y3 X2+Y2 X1+Y1 X0+Y0
MM0
MM1
MM0
31-24 23-16 15-8 7-039-3247-4055-4863-56
Bits
PADDB MM0, MM1
Figure 3.1: An illustration of register contents and the effects of the MMX
instruction PADDB for addition of 8 packed byte values. The MM0 and
MM1 registers contain the operands. The result is stored in the first operand
register.
MMX instructions support addition, subtraction and multiplication arith-
metic instructions, where addition and subtraction can also be saturating in
case of overflow. There are also comparison, logical, and shift operations, in
addition to instructions for packing and unpacking data, as well as loading
and storing data from/to memory and other registers.
With the Pentium 3 processor family, Intel introduced Streaming SIMD
Extensions (SSE), which provide instructions for computation on packed
floating point data, in addition to further integer instructions. SSE provides
128-bit XMM registers for single-precision floating point operations, i.e. op-
erations on four packed floating point values in parallel. Some additional
integer operations were also added in SSE, still using the MMX registers.
SSE2 also allowed integer operations to use 128-bit registers. SSE3, SSSE3
(Supplemental SSE 3), and SSE4 also added further SIMD operations.
The second generation Intel Core processor family, first released in 2011,
introduced the Advanced Vector Extensions (AVX) instruction set, which
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expanded SIMD registers to 256 bits for floating point operations. With
AVX2, 256-bit registers could also be used for integer operations. With
AVX2 we can thus, in ideal conditions, achieve speedups approaching 32
times with 8-bit integer arithmetic, or up to 8 times with single-precision
floating point arithmetic compared to using non-SIMD instructions.
ARM NEON
The ARM Cortex-A family of processors may include one or more NEON
SIMD (also known as Advanced SIMD) units, which give these ARM proces-
sors similar SIMD capabilities as processors equipped with the SSE family
of SIMD units. The NEON register set consists of 32 64-bit doubleword reg-
isters, which can also be viewed as a set of 16 128-bit quadword registers.
Registers may contain packed integer data of size 8, 16, 32, or 64 bits, or
single precision floating-point values. Polynomial types are also supported[6].
The NEON instructions may use quadword registers as operands for 128-
bit wide SIMD. Whether the full 128 bits can be processed in parallel or not
depends on the instruction, architecture and implementation of the proces-
sor.
3.2 Graphics processing units (GPUs)
Graphics accelerators became commonplace in home computers in the late
1990s due to the ever increasing complexity of 3D graphics in computer
games. In the early accelerators, the graphics pipeline consisted of fixed-
function blocks for processing geometry and pixel data, such as perspective
transformations, texture mapping, and the application of various visual ef-
fects such as fog.
In the early 2000s, however, some parts of the graphics pipeline became
programmable to enable more customized visuals. These graphics accel-
erators would typically have programmable vertex (coordinate data) and
fragment (pixel data) processors that would run programs, called shaders,
to be executed on each incoming vertex and fragment separately. For ex-
ample, a C-like language called the GL Shading Language (GLSL) was used
to program these processors in applications using the OpenGL application
programming interface (API).
These shader programs, together with techniques for reading back results
from the graphics card, for example in the form of a texture, enabled an early
opportunity for general purpose programming on a graphics accelerator. In-
put data could be supplied as “vertices” and texture data, and output data
would be read from the graphics card memory as texture data, for exam-
ple. Algorithms had to be suitable for running as operations on vertices and
fragments, and had to be expressed in a limited shader language.
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In the mid-2000s, the programmable processors on the graphics card
moved towards a unified shading architecture, where vertex and fragment
processing was handled by the same processor, leading to even more general
GPU cores [93, 20]. As the processing units on the GPU became more appli-
cable to general purpose computing, programming environments that facili-
tate general purpose programming followed. NVIDIA’s proprietary Compute
Unified Device Architecture (CUDA) API simplifies the writing of GPU ker-
nels, i.e. functions that are executed on the GPU to process a piece of input
data. The same kernel is typically executed in parallel on a large set of input
data in parallel. This is very similar to how a fragment shader is applied
to many pixels of the output image in parallel, or how a vertex shader is
applied to many 3D points in parallel.
Figure 3.2: A streaming multiprocessor (SM) in the Fermi architecture, as
depicted in [84]. There are two warp schedulers per SM, which may schedule
a group of 16 threads onto one of two groups of 16 cores. There are also 16
load-store units (LSU), and four special function units (SFU).
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Figure 3.2 depicts one streaming multiprocessor (SM) of a fairly modern
CUDA-enabled GPU with the Fermi architecture. A typical Fermi GPU
might have 1-32 of these multiprocessors. The SM consists of two groups
of 16 simple cores each. One such group of cores will execute the same
instruction of a kernel at the same time in a SIMD-like fashion. Contrary
to a modern CPU, which dedicates large amounts of chip area to cache
memories and control logic, the GPU is optimized to process large streams
of data in similar ways very quickly. The programming model of GPUs is
often called stream processing, as they operate on streams of data.
Besides CUDA, there are other frameworks for general purpose GPU pro-
gramming. The Open Computing Language (OpenCL)1 is a cross-platform
standard for parallel programming on many different architectures: GPUs,
CPUs, and beyond. The more recent Vulkan API2 is aimed at providing a
low-level cross-platform API for both general computation and graphics.
3.3 Digital signal processors (DSPs)
While the work described in this thesis is focused on signal processing us-
ing CPUs and GPUs, the DSP deserves to be mentioned in this context,
since these processors are designed specifically with signal processing tasks
in mind. High-performance DSPs are not typically available in general pur-
pose desktop computers or workstations. DSPs are however quite common
in mobile devices as part of the main system on chip (SoC), where low power
consumption is critical.
Modern DSPs come in a variety of forms [16, 100]. DSPs, such as TI’s
C6000 series and Qualcomm’s Hexagon, are often based on a very long in-
struction word (VLIW) architecture for executing multiple different oper-
ations per clock cycle [100, 16]. While GPUs achieve high performance
through massive parallelism, DSPs tend to focus more on single-core per-
formance [3]. Some DSP are also tailored to some specific domain of signal
processing, and may come equipped with accelerators for typical signal pro-
cessing operations such as fast Fourier transforms (FFTs), FEC, etc. Recent
DSPs also exploit data parallelism in the form of vector instructions, i.e.
SIMD, and may also be multi-core similarly to CPUs.
DSPs can be highly competitive with CPUs and GPUs — especially in
terms of energy efficiency — in signal processing tasks. The decision to
ignore DSPs in this work was mostly due to the following factors:
• A lack of user-programmable DSPs in most general purpose computers,
such as PCs (both consumer and server hardware) and also on several
low-power SoCs, such as the popular Samsung Exynos 4 and 5 families
1https://www.khronos.org/opencl/
2https://www.khronos.org/vulkan/
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and the Broadcom SoC used in the low-cost Raspberry Pi miniature
computer. These are widely available platforms that were used for the
research in this thesis.
• DSPs are established in the SDR field. We were interested in evaluating
alternative, widely available, hardware platforms, i.e. modern multi-
core SIMD-capable CPUs and GPUs.
FPGAs are also often used in SDR systems. These platforms, being
reconfigurable hardware rather than general purpose processors, do however
fall outside the scope of this thesis. In addition, there are various other
programmable architectures suitable for SDR applications [4]. These tend
to not be widely available in compute platforms, and are thus not covered
here.
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Chapter 4
Case I: DVB-T2 on general
purpose hardware
The first series of studies, encompassing original papers I-IV [43, 45, 40, 46]
of this thesis, was aimed at gaining insight into how well the signal processing
components of a modern telecommunications standard may be executed on
a general purpose computing platform such as a desktop PC.
The Embedded Systems Laboratory (ESLAB) at Åbo Akademi Univer-
sity has been involved in standardization efforts for the DVB-T2 digital tele-
vision broadcasting standard within the Celtic project Broadcasting for the
21st Century (B21C), and later also for the lightweight profile, DVB-T2 Lite.
During these projects, a software DVB-T2 physical layer simulator had been
developed [85]. The familiarity with the standard, combined with the exist-
ing simulation framework made the DVB-T2 standard a natural choice for
further examination.
The physical layer simulator framework was used in papers I-IV, first in
order to estimate the complexity of the various parts of the DVB-T2 physical
layer, and later as a framework in which optimized algorithms were validated
and benchmarked for performance.
4.1 DVB-T2
DVB-T2 is the successor to the DVB-T standard, a standard that is widely
used for digital television broadcasting. DVB-T2 was developed to increase
efficiency in terms of bit-rate per herz of bandwidth, which would limit the
impact of an increasing number of High Definition Television (HDTV) broad-
casts on RF spectrum usage.
Some features of DVB-T2 that provide significant improvements in per-
formance over its predecessor include [25, 103]:
• LDPC FEC code for increased error correction performance
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• QAM with up to 256-QAM constellations for increased capacity, in
addition to quadrature phase shift keying (QPSK), 16-QAM and 64-
QAM. Optional rotation of the QAM constellation for increased ro-
bustness in some scenarios.
• Increased FFT sizes used by the orthogonal frequency-division multi-
plexing (OFDM) modulation
• Multiple Input Single Output (MISO)
The work performed with respect to analyzing and optimizing algorithms
for the physical layer of DVB-T2 mostly involve the so-called bit interleaved
coding & modulation (BICM) module. A brief overview of the architecture
of a DVB-T2 modulator is provided here, in order to aid the understanding
of which stages are involved in the system.
Data fed into a DVB-T2 modulator are encapsulated as MPEG-2 Trans-
port Streams or Generic Stream Encapsulation (GSE) streams. These streams
are first split into one or more physical layer pipes (PLPs), where each PLP
may use different coding and modulation. The data is then passed through an
input processing module, which converts the input data streams into DVB-
T2 baseband frames. After passing through the input processing module,
each baseband frame is processed by the Bit Interleaved Coding & Modula-
tion (BICM) module, which contains the following stages (in order):
• FEC coding. DVB-T2 uses an outer Bose-Chaudhuri-Hocquenghem
(BCH) code, as well as an inner LDPC code. The resulting FEC
blocks can be either 16200 (short code) or 64800 bits (long code) long.
6 different LDPC code rates are available.
• Bit Interleaver (not used for QPSK modulation). Consists of parity
bit interleaving, followed by column twist interleaving.
• Mapper, which maps bits onto constellations. Produces cell words.
• Constellation Rotation, if rotated constellations are used. The cell
values produced by the mapper are rotated in the complex plane (the
angle depends on the modulation used), and the imaginary part is
cyclically delayed by one cell.
• Cell Interleaver. Used to uniformly spread the cell words of a FEC
block.
• Time Interleaver. In this block, cells of groups of FEC blocks, mak-
ing up TI-blocks – which in turn make up Interleaving Frames – are
interleaved.
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Figure 4.1: Block diagram of the BICM module of a DVB-T2 modulator
[25].
The BICM module is also depicted in figure 4.1. The BICM module is
followed by the Frame Builder, the task of which is to assemble T2 frames
from the Interleaving Frames of each PLP, as well as various signaling data.
Cells that are going to be included in one OFDM (Orthogonal Frequency-
Division Multiplexing) symbol are grouped together in this module. The
Frame Builder module also includes frequency interleaving, where the cells
belonging to an OFDM symbol are interleaved, providing interleaving in the
frequency domain.
The frames produced by the Frame Builder are sent to the OFDM Gener-
ation module for further processing. The OFDMGeneration module includes
the following parts:
• MISO processing. This is optional, and allows for the generation of
two slightly different output signals for transmission from two groups
of transmitters.
• Pilot Insertion. Cells containing reference information are inserted at
to the receiver known points in the transmitted signal. Pilots can be,
among other uses, used to aid in synchronization and channel estima-
tion at the receiver.
• IFFT (Inverse Fast Fourier Transform). The OFDM symbols are mod-
ulated here. FFT sizes of 1K, 2K, 4K, 8K, 16K, and 32K are supported
by the standard.
• PAPR reduction. This optional part allows us to reduce the Peak-to-
Average Power Ratio (PAPR) of the transmitted signal.
• Guard interval insertion. This is where we insert guard intervals, which
are a cyclic continuation of the useful part of an OFDM symbol.
• P1 symbol insertion. The P1 symbols are special 1K OFDM symbols
that are used mainly to aid the receiver in recognizing and tuning in
to the DVB-T2 signal.
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The output of the OFDM Generation module is a signal ready for trans-
mission. In Paper I, the execution speed of blocks in the BICM, frame
builder, as well as OFDM generation stages are analyzed. Results from the
analysis drive optimization efforts detailed in Papers II-IV.
4.2 Paper I: Performance analysis of physical layer
In the first paper [43] — an extended conference publication [42] — we profile
the software DVB-T2 simulator in order to gain insight into which building
blocks of the DVB-T2 standard appear to be the most computationally com-
plex, and whether they meet the throughput requirements for DVB-T2 trans-
mitters and receivers. The DVB-T2 simulator was mostly developed with
correctness in mind, and did not exploit features such as multi-threading
and vector instructions to increase performance, however the study does still
show the relative complexity of the involved signal processing tasks, and
provides guidance for further optimization efforts.
Some signal processing blocks that would be necessary in an actual re-
ceiver were not available in the simulator. A simulator often assumes perfect
receiver-transmitter synchronization, for example, while an actual receiver
needs to perform signal processing to detect and synchronize to the transmit-
ted signal. These non-implemented blocks were thus left out of this study.
The study in Paper I indicated that most parts of the modulator (trans-
mitter) executed well above the required throughputs in a DVB-T2 system.
The BCH FEC encoder was the only block that did not reach real-time
throughput. Other blocks performed at roughly 1.3 to 160 times the real-
time requirements. With modest optimization efforts, the transmitter could
likely be executed at real-time performance on a regular multi-core CPU.
The demodulator (receiver) side contained several bottlenecks on perfor-
mance. The LDPC decoder performed at only 2% of real-time requirements
in some configurations, and the QAM constellation demapper performed
at 8% of real-time requirements in the demanding 256-QAM configuration.
These blocks were thus very computationally expensive, and would require
further optimization, acceleration, and/or faster algorithms to meet real-time
requirements. Other blocks were quite fast at roughly double the required
throughput or more. As the demodulator contained the most computation-
ally complex parts, optimization efforts in Papers II-IV were concentrated
there.
4.2.1 Author’s contributions to Paper I
The idea for the article was conceived by me and the co-authors of the paper.
The article is based on analyzing the DVB-T2 physical layer simulator, which
was to a large part developed by my co-authors Kristian Nybom and Jerker
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Björkqvist. Some simulator blocks were also written by graduate students
as part of their theses. I was responsible for performing the analysis and
writing the majority of the paper.
4.3 Papers II-III: LDPC decoder
In Paper I, it was found that the LDPC FEC decoder was able to perform at
below 10% of the real-time requirements on a desktop PC within the existing
software simulator. This finding indicated that the LDPC decoder requires
heavy optimization and perhaps acceleration on alternative computing plat-
forms to reach real-time throughput figures while maintaining sufficiently
good error correction capabilities.
A GPU-accelerated LDPC-decoder was first implemented for a confer-
ence publication [41]. Paper II [45] extends that conference publication with
an implementation targeting SSE SIMD-enabled CPUs. For Paper III [40],
we created a version of the decoder supporting the NEON SIMD engine often
present in high-end ARM processors.
4.3.1 LDPC codes and decoder algorithms
A brief introduction to LDPC codes and the decoding process follows. A
binary LDPC code with a codeword length of n, with k information bits and
n − k parity bits is defined by a sparse binary (n − k) × n matrix H. The
H matrix also describes a bipartite graph with n variable nodes and n − k
check nodes.
Each “1” in the H matrix then denotes an edge between a variable node
and check node. Thus, column i ofH describes to which check nodes variable
node i is connected, and row i describes to which variable nodes check node
i is connected. The variable nodes then correspond to the codeword bits,
and the check nodes define dependencies between variable nodes (parity). A
codeword x is valid if HxˆT = 0 holds.
LDPC decoding using the optimal maximum likelihood decoder is not
feasible for useful code sizes [97]. Typically, these codes are decoded using
iterative belief propagation algorithms. In these algorithms, and using the so-
called flooding message update schedule [64], we have a two-stage procedure.
In the first stage, each variable node sends a message to all connected check
nodes on its belief of the bit value corresponding to the variable node in
question. In the second stage, the check nodes send messages to the variable
nodes.
In each stage, we calculate a new message for each edge in the bipartite
graph, i.e. for each 1 in H. A hard decision may be performed in the
variable node update, where we obtain the current best guess, xˆ, of the
transmitted codeword. The guess is valid if the equationHxˆT = 0 is fulfilled.
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If the equation is not fulfilled, we continue iterating the two stages until it
is fulfilled, or until we reach a predefined maximum number of iterations.
The LDPC codes specified in the DVB-T2 standard use very long code-
word lengths of 16200 or 64800 bits. The best iterative belief propagation
decoder algorithm is the sum-product decoder [73], which is also, however,
quite complex in that it uses computationally costly transcendental func-
tions. Thus, the sum-product decoder is seldom used in decoder imple-
mentations. The min-sum [108, 15] decoder trades some error correction
performance for speed by approximating the complex computations of out-
going messages from the check nodes. The min-sum algorithm was used in
all of our optimized LDPC decoder implementations.
The flooding schedule — where all check nodes are updated at once,
followed by the variable node update — was chosen due to its inherent par-
allelism. There are, however, also alternative ways to schedule the message
passing. These approaches (such as ones proposed by Mansour and Shanbhag
[74]; and Sharon, Litsyn, and Goldberger [96]) tend to serialize the decoding
algorithm, and are therefore more difficult to parallelize. They do however
tend to require significantly fewer iterations than the flooding schedule to
recover a codeword.
4.3.2 Designing a parallel decoder architecture
There is a large amount of inherent parallelism in each stage of the decoder
algorithm described in the last section. In the first stage, all n variable nodes
can generate messages for their connected check nodes in parallel, while in
the second stage, each of the n − k check nodes can generate messages in
parallel. Thus, since n and n − k are both in the thousands or tens of
thousands, parallelism would not seem to be an issue, even with the hundreds
or even thousands of cores found in modern GPUs.
The issue, instead, in LDPC decoding is memory access patterns. Mes-
sages between the two stages of the algorithm need to be stored for each edge
in the graph. Depending on the order in which messages are stored in mem-
ory, at least one stage will require very irregular memory accesses to update
messages connected to a single variable or check node, due to the pseudoran-
dom layout of H. This is problematic both on the CPU and GPU platforms,
since cache memories can not be used efficiently, and SIMD-like operations
become difficult when input and output data is scattered in memory.
Our solution to this issue was to decode up to 128 codewords in one
batch, slightly increasing decoding latency while greatly improving memory
usage patterns. When decoding several codewords in parallel, for each one in
H, we can store the corresponding message for all codewords consecutively
in memory. When decoding, we can then perform the exact same operations
for each codeword corresponding to a single variable or check node update
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in parallel. Thus, we can read and write messages from/to memory for all
or part of the codewords in parallel, greatly increasing performance.
Given that we use 8 bits per message for our LDPC decoder, we need
to decode at least 16 codewords in parallel on a CPU using SSE to utilize
the 128-bit SIMD registers fully. On the GeForce GTX 570 GPU, we have
groups of 16 cores executing the same code in lockstep, i.e also here we should
decode a minimum of 16 codewords in parallel. The reason for us decoding
up to 128 codewords is due to cache line sizes of the various architectures.
The GeForce GPU fetches 128 bytes from RAM memory at a time, when
the L1 cache is enabled, while the Intel Core i7 CPU used has a cache line
size of 64 bytes. In addition, different variable and check node updates may
be executed on different cores on the CPU, or on different processors on the
GPU (the GeForce GTX 570 has 15 processors containing 32 cores each).
4.3.3 GPU implementation
We targeted the GPU platform for our first optimized LDPC decoder, due
to promising results in earlier works [30]. The target hardware was a fairly
capable NVIDIA GeForce GTX 570, with 480 simple CUDA cores, and
the implementation was written using the CUDA API in the C language.
With this implementation we were able to slightly exceed real-time decoding
throughput even when running 50 iterations of the min-sum algorithm with
a codeword length of 64800 bits.
4.3.4 Intel CPU implementation
The CPU implementation was benchmarked on an Intel Core i7-950 CPU
with 4 physical cores, which consist of two logical cores each due to Intel
Hyperthreading technology. This implementation used SSE SIMD for paral-
lelism on a single core, i.e. 16 codewords could be decoded in parallel using
SIMD instructions. The decoder was also multi-threaded in order to scale to
several processor cores. When using all cores, the implementation reached
throughputs that were roughly 25% of the obtained GPU throughputs.
4.3.5 ARM CPU implementation
For Paper III [40], we implemented the same LDPC decoder on a Hardkernel
ODROID-X development board, which features a Samsung Exynos 4 SoC
containing four ARM Cortex-A9 cores. This SoC is found in several mobile
phones as well, and served as an indicator of how well software decoding of
LDPC would work on a mobile platform compared to a desktop computer
system.
Porting the code for the Intel SSE implementation of the decoder was
straightforward, as many instructions found in SSE have counterparts in
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ARM’s NEON SIMD instructions. The performance of the ARM version
was inferior to both the GPU and Intel CPU versions, and the throughput
on four cores was roughly an order of magnitude worse than the Intel CPU
version, and roughly 1/50th of the GPU implementation.
The mobile platform was found to scale significantly worse with an in-
creased number of cores available to the decoder than the Intel CPU version.
One experiment showed only a 1.8 times speedup with 4 cores compared to
one core on the ARM platform, while performance on the Intel CPU scaled
with a multiple greater than 3 when 4 physical cores were available. This is
likely due to the limited memory bandwidth and/or cache sizes available on
the SoC.
While not in Paper III, the same ARM implementation was later bench-
marked on a more recent Hardkernel ODROID-XU platform with the Exynos
5 “octa core” Big.LITTLE architecture consisting of four ARM Cortex-A15
cores and four Cortex-A7 cores. Only one cluster of either four Cortex-A15
cores or four Cortex-A7 cores is active at any one time. This architecture not
only showed performance scaling more in line with the Intel processor when
adding cores, but also a roughly 3 times increase in throughput performance.
4.3.6 Performance summary and energy efficiency
For this summary, the SSE implementation was also benchmarked on a lap-
top equipped with an Intel i5-3320M CPU (dual-core, with 4 virtual cores),
in order to provide data on performance using a mid-range processor with a
stricter power budget compared to the i7-950 performance oriented desktop
CPU used in Paper II.
The graph in figure 4.2 summarizes throughputs achieved for decoding 20
iterations of a DVB-T2 LDPC code with code rate 1/2 on all five platforms:
GeForce GTX-570 GPU, Intel Core-i7 950 desktop CPU, Intel Core-i5 laptop
CPU, Exynos 4 with ARM Cortex-A9, and Exynos 5 with Cortex-A15 and
Cortex-A7 cores. For the Exynos 5, performance for the A15 and A7 clusters
(all four cores of a cluster were used) are shown separately.
Energy efficiency was not discussed extensively in Papers I-III. Energy
efficiency is however interesting in this case, since we have three implemen-
tations of an LDPC decoder with approximately the same software archi-
tecture across all platforms. Although it is difficult to measure the power
consumption of an implementation fairly on such a diverse set of platforms,
I will attempt to give some insight into the energy efficiency of the various
implementation/platform combinations here.
The power consumption of the desktop computer CPU and GPU im-
plementations was measured by measuring the voltage and current on the
voltage rails of the computer’s power supply. The laptop power consumption
was measured using built-in circuitry for measuring and reporting battery
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Figure 4.2: Decoder average throughput in Mbps (Megabits per second),
long code (n = 64800).
discharge rate. It should be noted that the power consumption was mea-
sured for the whole laptop, including the screen. The ODROID-X power
consumption was measured on the 5 volt input to the board.
Facilities for measuring power of the Cortex-A15, Cortex-A7, memory,
and GPU subsystems separately are included in the ODROID-XU board.
Here these measurements were added together to measure the full system
consumption. The graph in figure 4.3 shows the throughputs divided by peak
power consumption during decoding, i.e. Mbps/W for the same platforms
listed in figure 4.2.
Figure 4.3: Decoder energy efficiency, measured as throughput per watt.
Power consumption is the peak consumption during decoding.
We can see that the laptop, the GPU, and the older ODROID-X platform
seem to be roughly on par in terms of energy efficiency. The desktop Core-
i7 950 processor consumes quite much power in itself, and the surrounding
peripherals (motherboard, RAM, disk drives) also count towards the power
consumption, making this platform quite inefficient as a whole. While the
GPU has the same disadvantages, it delivers enough throughput to rival
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the laptop in energy efficiency. The Exynos 5, with higher throughput and
similar power consumption to the older Exynos 4, delivers superior energy
efficiency at lower throughputs than the desktop and laptop platforms. These
results highlight the rapid evolution of processors made for mobile platforms,
where performance has increased significantly while retaining similar power
consumption.
It is important to stress that an “apples to apples” comparison in terms of
energy efficiency is difficult to make across this diverse set of platforms, since
throughputs differ by almost two orders of magnitude between the slowest
and fastest platforms. The most efficient mobile platforms can not be used in
case we require throughputs much above 10 Mbps for example. Conversely,
if our requirements are lower than the maximum throughput of the platform,
we can often use lower clock frequencies to further increase energy efficiency.
There are several articles on hardware implementation of DVB-S2/T2
LDPC decoders in the literature, however many do not measure power con-
sumption of the design. Urard et al. presented a DVB-S2 LDPC and BCH
decoder together with power consumption figures [102]. This enables a rough
comparison of energy efficiency. On a chip using 90 nm technology, Urard
et al. achieve 135 Mbps throughput at a 300 MHz clock frequency while dis-
sipating 720 to 980 mW depending on which code is used. The authors also
quote a best-case energy efficiency of 67 pJ/iteration/Hz. Given the relation-
ship of 135 Mbps/300 MHz, this requires 149 pJ/iteration/bps, which gives
a throughput per watt — assuming 20 iterations — of 336 Mbps/W. This is
an advantage of roughly two orders of magnitude over the general purpose
processor (GPP) implementations presented here, i.e. the reconfigurability
of the GPP platforms still comes at quite a high cost.
With mobile GPUs evolving at a rapid pace, evaluating the LDPC de-
coder on such hardware would also be interesting from an energy efficiency
point of view. An implementation suitable for mobile GPUs has not yet been
written, however. The current CUDA implementation might be suitable as-
is for execution on low-power platforms with a CUDA capable GPU, such as
platforms equipped with the NVIDIA Tegra K1 SoC.
4.3.7 Related works
A fairly recent article by Le Gal and Jego contains an overview of various
GPU and CPU implementations and their performance as compared to the
authors’ own implementation [68]. There have been numerous implementa-
tions of LDPC decoders on various GPUs over the years [98, 30, 53, 35, 14,
1, 33, 75, 31, 105, 13, 104, 58, 59, 32, 106, 71, 72, 69]. A smaller amount
of works have focused on general purpose CPUs, however publications have
covered both x86-based CPUs [33, 88, 51, 68], and less common architec-
tures such as the Cell Broadband Engine architecture found in for example
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Playstation 3 game consoles [34, 112]. Le Gal and Jego also recently reported
on an implementation of their LDPC decoder for ARM processors [67].
LDPC decoder implementations in the literature are not straightforward
to compare performance-wise, as the platforms on which they were tested
differ widely between publications. The LDPC code types and sizes also
differ, with a large part of implementations targeting codes with n < 5000
compared to the long codewords used in the DVB-T2 standard. Falcão et
al. also published [31] a decoder for DVB-S2 codes — mostly identical to
codes in T2 — in 2011 which would appear to perform at roughly the same
level of performance as the proposed GPU decoder of Paper II (see Paper II
for a comparison). To the author’s best knowledge, these implementations
belonged to the state of the art in GPU-accelerated LDPC decoders at the
time.
The Intel CPU implementation was also, to the author’s best knowledge,
state-of-the-art at the time of publishing. Performance-oriented implemen-
tations for mobile CPUs would not seem to have been reported until recently.
Recently Le Gal and Jego have published a series of articles detailing
LDPC decoders for GPUs, x86 CPUs, as well as low-power ARM CPUs [69,
68, 67]. These differ from the norm in that they use a layered or Turbo-
Decoding Message-Passing (TDMP) LDPC decoder architecture instead of
the more common flooding message update schemes. TDMP-based decoders
are more difficult to parallelize than decoders based on flooding message
update schemes, such as the implementations described in Papers II and III.
Indeed, Le Gal and Jego have opted for the solution where intra-codeword
parallelism is not exploited at all. Instead, a larger amount of codewords are
decoded in parallel.
For the GPU implementation, this means processing thousands of code-
words in parallel to keep the GPU fully utilized, which has the implication
that the system needs to buffer a large amount of codewords to send to the
GPU. This also leads to fairly high latency in the decoder. On current CPUs,
parallelism is much lower than on a GPU, and thus the approach taken by
Le Gal and Jego has fewer disadvantages. Indeed, speedups of roughly 10
times compared to the CPU decoder in Paper II is reported [68]. A speedup
of two is attributed to the use of the TDMP algorithm which is commonly
assumed to require only half the number of iterations for the same decoding
performance. The remaining 5x speedup is due to the different approach
to parallelism as well as other optimizations. Le Gal and Jego also report a
good speedup compared to Paper III for their mobile CPU implementation
[67]. Similarly to the findings detailed in section 4.3.6, Le Gal and Jego also
reported a large increase in performance between an older ARM Cortex-A9
processor and a more recent A15 processor.
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4.3.8 Author’s contributions to Papers II-III
The LDPC decoders were implemented within the DVB-T2 simulator, which
was developed mostly by Kristian Nybom and Jerker Björkqvist. The ex-
isting reference LDPC decoder implementations for the simulator were de-
veloped by Kristian Nybom. I was responsible for developing the optimized
decoder for both the GPU and Intel CPU in Paper II, as well as the ARM
CPU implementation in Paper III. I wrote the majority of papers II and III,
and performed the experiments described in these. My co-authors also wrote
some of the introduction, background and concluding parts of the papers.
4.4 Paper IV: Constellation demapper
In addition to the channel coding blocks, the QAM constellation demapper of
a DVB-T2 receiver is quite computationally complex. The existing simulator
block performed at under 10% of real-time requirements when measured in
Paper I. The BICM module of a DVB-T2 transmitter is depicted in figure
4.1. After channel coding, i.e. BCH and LDPC coding, and a bit interleaver,
a constellation mapper maps bits onto QAM-constellations. The mapper
outputs cells, which are coordinates on the complex I-Q plane, where each cell
encodes 2 (QPSK) to 8 (256-QAM) bits. The following block, constellation
rotation, is optional, and allows the rotation of the constellation diagram
in the I-Q plane. Figure 4.4 illustrates a non-rotated and rotated 64-QAM
constellation.
If rotation is enabled, the Q component is also cyclically delayed in order
to separate it from the I component by one OFDM cell. In the following
block, the cell interleaver, the I and Q components are further separated
from each other. Since the constellation diagram was rotated by a small
angle, each bit sequence will have a unique position in both the I and Q
dimensions. Since the I and Q components are subsequently separated, this
provides robustness against the loss of one component.
The demapper in the receiver needs to process the incoming cells, cor-
rupted by noise, and produce soft bits, i.e. likelihood values for each bit to
be processed by the LDPC decoder. With non-rotated constellations and
gray mapping of bits to constellation points, we can treat the I and Q com-
ponents independently, since each mapped bit position is conveyed by one
of the axes. With rotation, this property does not hold, as the components
are now correlated, which increases demapper complexity significantly.
As the choice of an efficient algorithm often has a larger impact on per-
formance than code optimization, we first considered which demapping al-
gorithm to use. The optimal, although highly complex, maximum likeli-
hood algorithm for calculating the log-likelihood ratio (LLR) value for bit bi
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Figure 4.4: DVB-T2 broadcasts may optionally use rotated constellation di-
agrams together with a cyclic delay of the Q component for extra robustness.
A non-rotated and rotated 64-QAM diagram is shown in the figure. Rotation
angles depend on QAM order.
(i ∈ [1,m] if we use 2m-QAM) can be expressed as follows [21]:
LLR(bi) = ln
(
Pr(bi = 1|r
Pr(bi = 0|r
)
= ln
∑x∈C1i (e−D(x)2σ2 )∑
x∈C0i (e
−D(x)
2σ2 )
 , (4.1)
where
D(x) = (rI − ρIxI)2 + (rQ − ρQxQ)2.
Here r =
[
rI
rQ
]
denotes the coordinate of the received OFDM cell in the
two-dimensional I-Q plane, ρI and ρQ denote the amplitude fading factors of
the channel, and σ2 is noise variance. C0i and C
1
i denote the sets of rotated
constellation points for which the i:th bit equals 0 and 1, respectively. Also,
note that x =
[
xI
xQ
]
in equation (4.1).
The maximum likelihood algorithm is complex in that it contains tran-
scendental functions, and requires calculating a two-dimensional distance
from the received cell to each of the 2m constellation points for each out-
put bit. This algorithm can be simplified, at the cost of some decoding
performance, by applying the max-log approximation:
ln
 ∑
i∈[1,n]
(eai)
 ≈ max
i∈[1,n]
(ai), (4.2)
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We may also calculate distances to only a subset of the constellation
points depending on the received signal. The complexity remains quite high
however.
Kim, Bae, and Yang [62] propose performing a minimum mean square
error (MMSE) decorrelation followed by interference cancellation (IC) to
decorrelate the I and Q components. This is similar to methods commonly
used in MIMO (multiple input - multiple output) detectors. Based on the
derotated and decorrelated I and Q components, we may perform reduced
complexity demapping separately on the two components, similarly to tra-
ditional QAM demapping.
In Paper IV [46] — an extension of a conference publication [44] —
we implemented and measured the full maximum likelihood algorithm, the
max-log approximation, as well as the MMSE-based algorithm [62] with
and without interference cancellation. The paper also describes how the
demapper and LDPC decoder from Paper II can run efficiently on the same
GPU.
4.4.1 GPU implementations
As seen from the architectural overview in figure 4.1, constellation mapping
and LDPC coding are separated only by a bit interleaver. It turns out
that by interleaving the columns of the LDPC parity check matrix, the bit
deinterleaving can be postponed in the demodulator until after the LDPC
decoder. This allowed us to implement the GPU demapper in such a way
that the LLR values output by the demapper can be directly operated on by
the GPU LDPC decoder, avoiding the overhead of transferring samples back
to host memory in between. The bit deinterleaver was implemented using
lookup tables on the CPU.
Since we implemented the demapper to interface directly to our LDPC
decoder, we decoded the OFDM cells corresponding to 128 LDPC codewords
(16200 or 64800 bits) in parallel. Each OFDM cell (I/Q sample) decodes to
m bits when using 2m-QAM modulation.
The demapper algorithms fit the GPU architecture well, as each thread
on the GPU can operate on one OFDM cell independently. The execution
times achieved using the various demapping algorithms can be seen in figure
4.5. We can see that the MMSE-based derotation algorithms provided a
massive advantage in terms of execution time compared to the maximum
likelihood algorithm, even with the max-log approximation applied. The
advantage is especially pronounced with higher order constellations.
The throughput of the combined demapper and LDPC decoder was mea-
sured in Paper IV, and it was found that the GPU blocks are able to meet the
throughput requirements of the DVB-T2 standard for all modulation schemes
when using the MMSE demappers. For 64-QAM and below, even the max-
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Figure 4.5: Execution times (in seconds) of the various demapper algorithms
on the GPU, given 16-QAM, 64-QAM, and 256-QAM modulation schemes.
imum likelihood algorithm exceeded real-time requirements. In terms of
demapping accuracy, i.e. bit error rate (BER) performance, there is a penalty
for using the MMSE-based approaches. Considering the large gap in exe-
cution time, the penalty remained arguably quite small, especially with IC
enabled.
4.4.2 Related works
DVB-T2 demapper implementations have been presented to some extent in
the literature. To the author’s best knowledge, GPU or CPU implementa-
tions have not been published, however. In Paper IV, we used the MMSE
demappers proposed by Kim, Bae, and Yang [62]. The same group also
implemented the MMSE demapper on an in-house coarse-grained recon-
figurable array (CGRA) DSP architecture, where the reduced complexity
demapper allows running the demapper and several other DVB-T2 blocks
on a 600 MHz CGRA [61].
An FPGA implementation of a DVB-T2 demapper is described by Li
et al. [70]. The proposed demapper is designed to receive feedback from the
LDPC decoder — also implemented on the FPGA — in order to improve
BER performance. This kind of feedback mechanism could also perhaps be
33
implemented in the GPU implementation presented in Paper IV, since both
the LDPC decoder and demapper are run back-to-back on the GPU.
4.4.3 Author’s contributions to Paper IV
As in Papers I-III, the GPU demapper implementations for Paper IV were
implemented within the DVB-T2 simulator written mostly by my co-authors.
The ML demapper and Max-Log approximation implementations were based
on the existing CPU implementations within the simulator. The GPU im-
plementations were implemented and analyzed by me. The majority of the
paper was written by me.
4.5 Case I conclusion and discussion
The main objective of the studies shown in Papers I-IV was to show the feasi-
bility of implementing a recent state of the art telecommunications standard
on general purpose computers. At the time of publishing Paper I, the DVB-
T2 standard [25] had recently been approved by the European Telecommu-
nications Standards Institute (ETSI). This fresh standard was chosen for the
case study due to prior involvement in the standardization efforts.
The preliminary complexity study of a DVB-T2 simulator in Paper I
indicated that — at least — the channel decoding and QAM constella-
tion demappers of the simulator were highly computationally complex and
would require efficient algorithms and/or implementations to reach real-time
throughput on regular consumer PC hardware.
Paper II describes an LDPC decoder implemented on a GPU that satisi-
fies the real-time throughput requirements of the DVB-T2 standard. Paper
II also describes a fast LDPC decoder running on a regular Intel CPU, which
exceeds the throughput of the original simulator implementation by roughly
an order of magnitude. Paper III analyzes the performance of a similar
decoder architecture on a low-power ARM processor.
Paper IV goes on to demonstrate a real-time GPU implementation of a
DVB-T2 QAM demapper. Paper IV also describes how the LDPC decoder
and demapper can run in real-time on the same GPU, and thus free CPU
resources for performing the less computationally complex operations in a
DVB-T2 demodulator.
The work in Papers I-IV indicates that implementation of a DVB-T2 de-
modulator appears feasible on modern consumer-grade PC hardware, since
Paper I indicates that most of the signal processing in a DVB-T2 demodula-
tor could be performed on one or two CPU cores, while the combined LDPC
decoder and demapper can be run on a GPU as shown in Paper IV.
The study has some limitations, however. The main limitations of this
series of studies is that some signal processing blocks were not implemented
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in the simulator due to being non-essential for simulation purposes. Thus,
blocks related to signal acquisition and synchronization were ignored, and
the BCH channel decoder was also not present in the simulator.
4.5.1 Related works
This work contributes to evidence in earlier and successive works regarding
the feasibility of implementing the physical layers of advanced communica-
tions standards on COTS hardware. In the literature, there is further work
on DVB standards implemented in software [89, 63, 52]. Pellegrini, Bacci,
and Luise [89] described a DVB-T modulator written using the GNU Radio
framework. The article was published in 2008, and the implementation was
found to perform in real-time even on an entry-level laptop at the time.
Kocks et al. [63] describe a DVB-T2 receiver implementation realized us-
ing a mix of a DSP and FPGAs. The signal first passes through a mixed
signal processing board consisting of a tuner, a DSP, and an FPGA for fil-
tering and decimation. Next, the samples are passed to a TI TMS32OC6455
DSP running at 1.2 GHz for synchronization and demodulation, after which
a Xilinx Virtex-5 FPGA performs FEC decoding. The article does not men-
tion whether rotated QAM constellations are supported, which would likely
affect the load on the demodulating DSP.
The software implementation of DVB-C2 described by Hasse and Robert
[52] demonstrates a real-time DVB-C2 demodulator implemented in software
running on a general purpose Intel processor. Hasse and Robert did simplify
the demodulator algorithms to meet real-time requirements. The demapper
does not calculate LLR values at all, but instead performs a hard decision
on the bit values sent to the LDPC decoder. Also, DVB-C2 [24] does not
support rotated constellations, making distance calculations less complex
than in the DVB-T2 case. The DVB-C2 standard does however support up
to 4096-QAM constellations. The LDPC decoder was implemented using a
simple bit-flipping decoder [52].
Another widely used modern communications standard that has received
attention from the SDR community is Long-Term Evolution (LTE). Like
the commercial software-based GSM base station sold by Vanu Inc., [65],
Amarisoft has commercialized an LTE base station running on general pur-
pose computers [2]. Open source efforts, such as the OpenLTE [86] and
OpenAirInterface [83, 82] projects also exist.
It would seem quite natural that software-defined cellular base stations
have seen the most adoption commercially, since base stations benefit from
the flexibility of software and low cost of COTS hardware. The ability to use
general purpose server hardware is especially interesting in so-called cloud
radio access network (C-RAN) systems [54, 83, 60], where some of the base-
band processing of a cellular base station is moved onto virtual machines
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in the cloud. This enables the provisioning of computational capacity on
demand. Base stations also do not have to meet the same strict power bud-
gets that end-user devices such as handsets and set-top boxes might have to
meet.
Modern communications standards, such as DVB-T2, are indeed appar-
ently possible to implement on general purpose PCs today, and perhaps
on mobile hardware tomorrow. Software implementations bring many ad-
vantages due to their reconfigurability and flexibility. Power consumption
of general purpose processors is still a significant issue in many use cases,
however.
36
Chapter 5
Case II: Spectrum Monitoring
on Low-Cost Hardware
As mentioned in section 2.3.4, we have recently seen the emergence of simple,
very low-cost SDR capable devices such as USB DVB-T receivers capable
of fairly high-speed output of raw I/Q-samples. This inspired us to build
a low-cost network of receivers for use in spectrum monitoring tasks. The
studies included in this thesis, i.e. Papers V and VI, were initial feasibility
studies in the utilization of low-cost equipment for RF spectrum monitoring
tasks.
For both studies, we used a small network of low-cost receiver nodes.
The nodes consist of a small Raspberry Pi computer, which is equipped
with a single-core 700 MHz ARM11 CPU and 512 MB of RAM. The SDR
receiver is a USB dongle intended for the reception of DVB-T, DAB, and FM
radio broadcasts, with the capability of outputting raw 8-bit I/Q samples at
approximately 2-2.5 MS/s reliably. The particular tuner chip in the dongle
used for our experiments covers a 24 - 1766 MHz frequency range [87]. The
family of similar USB dongles, when used for SDR is commonly called RTL-
SDR, due to them being based on the RTL2832U DVB-T demodulator chip
from Realtek. These Raspberry Pi nodes equipped with RTL-SDR receivers
are hereafter called RPi nodes for short.
Paper V, the first study, investigates the feasibility of using this network
of nodes to perform distributed spectrum monitoring at a small cost. In
Paper VI, we demonstrate how this same network can also be used to lo-
cate unknown transmissions geographically, simply by altering the software
algorithms run on the nodes.
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5.1 Paper V: Distributed Spectrum Sensing
Paper V [49] is an extension of [48]. The objective of both articles was to
show how well a low-cost distributed spectrum sensing system could detect
signals on air when compared to dedicated spectrum sensing equipment.
Despite the fact that the RFEye Node reference equipment is far supe-
rior to the individual RPi nodes in performance, the idea was that a more
dense network of low-cost nodes can be built, which in turn can pick up
weaker signals close to the receiver. Multiple spectrum sensors in an area
also enables the use of data fusion algorithms, i.e. combining the measured
spectrum from several nodes in order to, ideally, make better decisions.
5.1.1 Spectrum sensing and experimental setup
Spectrum sensing can be seen as a binary hypothesis testing problem as
follows:
y(t) =
{
n(t), H0
s(t) + n(t), H1,
where y(t) is the measured signal, s(t) is an actual signal on air, and n(t)
is noise. One simple approach to detecting signals on air is through the
use of energy detection. With this method, if the measured signal strength
in a frequency bin exceeds a set threshold, we accept H1 (there is a signal
present), and reject it otherwise (there is only noise). In the article, we
applied energy detection, using a threshold above an estimated noise floor
to reject or accept H1.
In the article, we analyzed the frequency spectrum between 110 MHz
and 1200 MHz. Spectrum sensing on each RPi node in the network was
performed by tuning to a 1.25 MHz wide slice of the spectrum at a time,
and performing a 32-point FFT on the data to get signal strength values with
a 39 kHz resolution bandwidth (RBW). However, 12.5% of data on each end
of each 1.25 MHz slice was discarded, due to the attenuation of frequencies
furthest from the center frequency.
The CRFS RFEye Node[18] spectrum sensor was used as a reference
in the experiments. This sensor is clearly superior to the RTL-SDR-based
setup, as the RFEye is capable of scanning a spectrum between 10 MHz and 6
GHz with an instantaneous bandwidth of 20 MHz and a maximum spectrum
sweeping speed of 45 GHz/s (however at quite coarse resolution). The RTL-
SDR dongle, meanwhile, is restricted to less than 2 GHz of spectrum and an
instantaneous bandwidth of roughly 2 MHz. The RFEye Node was set to
sweep the same spectrum as the RTL-SDR nodes with a similar RBW.
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A central MongoDB1 document database was used to collect the spec-
trum sensing data from all RPi nodes, as well as the RFEye Node. A separate
computer was then used to perform oﬄine analysis on the collected data.
The nodes of our test network were placed at the authors’ homes and
at the ICT building in Turku, Finland. An overview map of the network
is provided in figure 5.1. The nodes RPi 1-4 were used in the spectrum
sensing experiments in Paper V. The reference RFEye device was used for
comparison, and connected to the same antenna as RPi node 4.
Figure 5.1: Placement of the Raspberry Pi-based sensor nodes (RPi 1 to
4 in figure), as well as the reference RFeye Node in Turku, Finland [49].
Map data c©OpenStreetMap contributors under ODbL license http://www.
openstreetmap.org/copyright
5.1.2 Experiments and results
Data fusion strategies when using multiple receivers can be divided into hard
decision and soft decision algorithms. With hard decision, we decide between
H0 and H1 for each frequency bin separately for each participating node.
1http://www.mongodb.org
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The resulting binary decisions are then fused according to voting rules
such as AND, OR and fractional rules. For example, with the AND rule,
the final decision is H1 for a frequency bin if and only if H1 is accepted for
each participating node. This rule minimizes false positives since all nodes
must agree on the presence of a signal. Conversely, the OR rule only requires
one of the participating nodes to exceed the threshold for an H1 decision.
This reduces the number of missed signals at the expense of false alarms. In
between the OR and AND rules are fractional rules, where a certain number
of nodes have to agree on a decision before we accept H1.
With soft decisions, we do not make binary decisions for each node, but
instead combine the signal strength measurements from each node before
making a decision. In the article, we averaged the signal strengths from all
participating nodes and set a threshold on this average, above which H1 is
accepted.
Figure 5.2 shows the entire measured spectrum for the RPi nodes, where
the peak signal strength of any node for each bin has been captured. Below
is the same spectrum as measured by the RFEye Node. From this figure,
we see that in general the RFEye has a roughly 10dB advantage in terms
of signal-to-noise (see the peaks from DVB broadcasts around 700 MHz for
example).
We either averaged the captured signal strengths over a 10 minute time
span, or used the maximum peak over the time span when analyzing the
results. Averaging will help in discovering always-on signals, while we are
more likely to detect bursty signals by retaining the maximum peak, at the
cost of also retaining a higher noise floor.
During analysis, the binary hypothesis decisions made for the RPi nodes
and for the RFEye Node tended to match for roughly 90-95% of frequencies
in many cases. Decisions matched the least when peaks were retained, likely
due to bursty transmissions being detected by one node, but not the other.
Conversely, the best agreement could be seen when signals were averaged,
to remove noise and bursts. RPi nodes 3 and 4 were also the best matching
nodes to the RFEye Node, which is to be expected as these nodes were placed
on the same building as the RFEye Node. RPi 4 was even connected to the
same high-quality antenna as the reference equipment.
The article was mostly written to give insight into the possibility of sens-
ing spectrum using very low cost sensors. We resorted to quite extensive
manual tuning of parameters such as decision thresholds, receiver gains and
so on. Parameter selection should ideally be automated, however. Auto-
matic tuning of parameters is very important in the envisioned case, where
many nodes are used, and placed in varying conditions connected to anten-
nas of varying quality. In such a case, suitable data fusion rules need to be
employed in order to minimize the impact of malfunctioning or even rogue
nodes in the network, while still enabling the detection of local signals.
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Figure 5.2: An overview of the captured spectrum from the RPi nodes, as
well as from the RFeye reference node. The data from the RPi nodes has
been combined by retaining the maximum value over time and over all nodes
(peak hold) [49].
5.1.3 Related works
Nika et al. [81] considered the use of a mobile phone equipped with the same
type of DVB-T dongle for spectrum sensing. The performance of the setup
in terms of e.g. sensitivity and signal detection accuracy is compared to
a PC equipped with the same dongle as well as an Ettus Research USRP
device for comparison.
The idea is to equip ordinary mobile phones with spectrum sensing ca-
pabilities and use crowd-sourcing to collect large amounts of measurements.
That goal is similar to the idea in Paper V, however the approaches differ.
Measurement methods differ in that we used field-measurements, while Nika
et al. [81] conducted experiments using controlled transmissions in an empty
spectrum band. Nika et al. also did not perform co-operative sensing in the
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article [81], but concentrated efforts on characterizing the performance of
single devices.
Similar work to ours was made by Pfammatter, Giustiniano, and Lenders
[91], where spectrum sensing using the same dongle type is considered to
enable collaborative spectrum sensing. The work analyzes various strategies
for “hopping” through the spectrum, and suggests methods for compensating
for frequency offset due to the oscillator used in the dongle. Pfammatter et
al. also propose data compression for the data sent from the sensing nodes
to reduce network bandwidth use. Performance comparisons are made to a
USRP device.
The experiments in Paper V are focused on building a demonstration
network of nodes and performing field measurements, while Pfammatter et
al. perform a more in-depth analysis of the various characteristics of the
dongle, as well as analysis of the impact of hopping strategies on detection of
different kinds of signals. Pfammatter et al. draw similar conclusions to ours:
“While our sensor architecture runs on limited hardware with less accurate
measurement capabilities than higher-end spectrum analyzers, we believe
such a setup to be well suited to commoditize and crowdsource the task
of wideband spectrum monitoring in the future.” [91]. They also similarly
envision that a dense network of sensors may compensate for the less accurate
sensing of a single node.
Another low-cost spectrum sensing system is described by Arcia-Moret,
Pietrosemoli, and Zennaro [5], where TV spectrum is monitored using a
Raspberry Pi computer connected to an RF Explorer (120 USD) handheld
RF spectrum analyzer.
To the author’s knowledge there are quite few field-measurement studies
in cooperative spectrum sensing. One such study is [107], where co-operative
spectrum sensing techniques were evaluated during field measurements in
Germany using professional RF spectrum analyzers. The study aimed to
confirm theoretical findings related to co-operative spectrum sensing, while
we focus on the feasibility of very low-cost sensing networks.
5.1.4 Author’s contributions to Paper V
For Paper V, I was responsible for the implementation of the Raspberry Pi-
based sensing network, and the software for collecting and analyzing results.
I also wrote the parts of the paper concerning experimental setup and results
analysis. My co-authors Kristian Nybom and Jerker Björkqvist performed
much of the literature review for the paper. My co-authors at Turku Uni-
versity of Applied Sciences participated in planning for the paper, and were
responsible for setting up and extracting measurement data from the RFEye
reference equipment.
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5.2 Paper VI: Distributed Low-Cost Geolocation
In Paper V, we explored the use of a network of connected Raspberry Pi
nodes with SDR-capable USB dongles (RPi nodes for short) to perform dis-
tributed spectrum sensing. We also wished to examine the possibility of
using the same network to locate unknown RF emitters geographically. This
feasibility study was performed in Paper VI [47].
5.2.1 Multilateration
An unknown transmitter can be located, through the process of multilat-
eration, by measuring the differences in arrival time of a signal to a set of
synchronized receivers. The process of multilateration, where a plurality of
receivers locate a single transmitter, is for example used in wide area multi-
lateration (WAM) systems. These systems locate aircraft using the aircraft’s
own reported altitude together with the time differences of arrival (TDOAs)
of the transponder signal to at least three ground stations.
Ideally, if the receivers are synchronized, the measured TDOA is only
a function of the difference in distance between the emitter and a pair of
receivers (with the signal traveling at the speed of light). Each measured
TDOA yields an infinite number of possible locations along a hyperbola in
2D space, or a hyperboloid in 3D space. Thus we typically need a minimum
of three (2D space) or four (3D space) TDOAs to find the unknown emitter
in the ideal, noiseless, case.
5.2.2 Receiver synchronization
For Paper VI, we built an initial prototype of a system consisting of the RPi
nodes 1-3 in figure 5.1 for measuring the signals of interest, and a separate
computer that receives sampled signals, and calculates TDOAs. In TDOA-
based multilateration, it is important that all nodes are synchronized to some
global reference. Without such a reference, we will be unable to align the
sample streams from each node, and will thus not be able to obtain delays
resulting from TDOAs.
Geographically distributed receivers are commonly synchronized using
the time signal from GPS satellites. We considered this option, however a
few issues made us seek alternative solutions.
The first issue is how to accurately time-stamp the sample stream from
the RTL-SDR dongle. Synchronizing the clock of the Raspberry Pi using
GPS would not be sufficient, since the data buses have unknown and varying
delays, making it very difficult to know the time of acquisition of a sample.
One possible solution to this could have been to inject a GPS disciplined
periodic signal — for example the pulse per second (PPS) output of many
GPS receivers — directly into the antenna input of the dongle.
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This leads us to another issue with using GPS synchronization: cost and
complexity. A GPS receiver adds to the cost of the system. Extracting
the timing information would likely require hardware modifications to the
otherwise COTS hardware, increasing complexity and cost. The GPS re-
ceiver also needs to be placed appropriately to “see” enough satellites for
good performance.
An alternative to GPS synchronization is to synchronize to signals of op-
portunity with a known origin, such as public TV and radio broadcasts. Es-
pecially television broadcasts tend to be strong, wide-band, and ever present
signals that would be suitable for use as references. Experiments revealed
that tuning the RTL-SDR dongle to a new frequency while sampling does
not seem to interrupt the sample stream from the ADC. This makes it possi-
ble to first sample a number of samples from the known reference frequency,
after which we can tune to the unknown signal of interest and obtain another
set of samples.
5.2.3 The implementation
Let vi be the samples from the reference transmitter obtained at node i.
Similarly ui are the samples collected when tuned to the frequency of interest.
The initial delay δi for node i is the initial delay between the time at which
we wish to start sampling and when the node actually starts sampling. This
delay is caused by unsynchronized receivers and delays in processing, buses,
and network links.
If we cross-correlate the samples from the reference frequency between
two nodes, we (ideally) obtain τvi,vj , the delay in samples between the
streams. This delay includes the delay δi − δj caused by initiating the sam-
pling process at different times (typically on the order of 10-100 milliseconds),
as well as the delay resulting from the TDOA from the reference transmitter
(typically on the order of microseconds). By cross-correlating the samples
from the transmitter of interest, we obtain a delay τui,uj that is a function
of the same δi − δj , as well as the TDOA from the unknown transmitter. In
the ideal case, the following should hold:
τvi,vj ≡ (
Fs
c
(‖pi − qc‖) + δi)− (Fs
c
(‖pj − qc‖) + δj)
=
Fs
c
(‖pi − qc‖ − ‖pj − qc‖) + (δi − δj),
with Fs being the sampling frequency, and c the speed of light. Node i
is located at coordinates pi, and the known reference transmitter is at qc.
Similarly when tuned to the transmitter of interest, we have:
τui,uj ≡
Fs
c
(‖pi − qt‖ − ‖pj − qt‖) + (δi − δj),
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where qt is the unknown location of the transmitter of interest.
Thus, again in the ideal case, we can eliminate the unknown (δi − δj)
term, and get an estimation on the difference in TDOA between a pair of
nodes and the two transmitters as follows:
τvi,vj − τui,uj =
Fs
c
(
(‖pi − qc‖ − ‖pj − qc‖)− (‖pi − qt‖ − ‖pj − qt‖)
)
,
or equivalently
‖pi − qt‖ − ‖pj − qt‖ = ‖pi − qc‖ − ‖pj − qc‖ − c
Fs
(τvi,vj − τui,uj ),
where the TDOA of interest is the left hand side of the equation. The
right hand side can be calculated, as we know the distances between our
measurement nodes and the reference transmitter.
The RTL-SDR dongle does however not have a very stable clock, and this
causes various issues in practice. For example, we compensate for frequency
offset between receivers by applying a set of frequency shifts to the samples
from one receiver to find the shift that yields the highest correlation peak. A
more detailed description of the algorithm and techniques used to mitigate
the inaccuracies of the receivers can be found in Paper VI.
5.2.4 Results and Discussion
Depending on which type of transmitter was used as a reference, and as a
target, we observed quite different performance in terms of distance errors.
We tested the system using FM radio and DVB-T television broadcasts from
two transmitter sites in the Turku region.
The worst accuracy was achieved when attempting to locate an FM radio
transmitter using an FM transmitter as a reference. Conversely, the smallest
errors were encountered when using DVB-T signals as both reference and
target. This is to be expected, since broadband signals correlate better
than narrowband signals. FM radio signals are also more affected by which
content is on-air at the moment, than digital TV signals.
Generally an accuracy of roughly 100 m was achieved with DVB-T sig-
nals, while up to 1 km errors were encountered in some configurations. The
system may still be useful for rough location of the origin of an unknown
transmission.
Challenges include mitigating skewed distance estimations due to non-
line-of-sight (NLOS) conditions, i.e. where we correlate against a reflected
signal. The current implementation also requires a constant transmission
that can be heard by all participating nodes. For bursty signals, a mechanism
to trigger the sampling when a burst occurs would be necessary.
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5.2.5 Related works
As mentioned, the use of TDOA-based methods for positioning using RF
signals is not new, and is used in commercially deployed systems. As an
illustrative example, the use of signals of opportunity — CDMA cellular
communications more precisely — for vehicle positioning was discussed by
Caffery and Stuber [12] in 1994. The purpose of the study in Paper VI
was thus not to show that this kind of positioning is possible, but rather
to demonstrate how it is now feasible to implement using low-cost COTS
hardware where the functionality is entirely defined by software executing
on a low-end general purpose applications processor.
The use of low-cost hardware for locationing purposes has been explored
in a number of publications. El Gemayel et al. [22] set up a network of low-
cost sensors using Ettus Research USRP hardware in each node. TDOAmea-
surements are used to calculate the location of unknown transmitters. The
USRP hardware is however significantly more expensive than the hardware
setup used in this work. El Gemayel et al. also used GPS synchronization,
while in this work, we synchronize to arbitrary known signals.
Navigation using non-GPS signals of opportunity such as TV and radio
broadcasts as well as cellular network signals has also been discussed in the
literature [109, 110, 92, 23, 90]. As with studies in cooperative spectrum
sensing, most works appear to focus on simulation results and lab measure-
ments, while Paper VI explores location using signals of opportunity in a
deployed network of nodes and with real-world broadcast signals.
The system presented by Rabinowitz and Spilker [92] uses timing in-
formation obtained from ATSC (Advanced Television Systems Committee)
digital television signals for geolocation both indoors and outdoors. Field
measurements showed promising results also in locations with poor GPS
coverage [92].
Peral-Rosado et al. [90] describe a TDOA-based locationing system which
locates the receiver using LTE signals. The system is tested on both an
RTL-SDR dongle as well as a USRP connected to stable reference clock. The
system exploits the LTE signal structure for tracking frequency shift and time
delay, enabling positioning when signals from several LTE base stations are
tracked. An accuracy of 5-10m is reported for a simulated LTE network. The
simulations do not take multipath propagation into account, i.e. line of sight
is assumed [90]. While we aimed for a more waveform-independent approach
in Paper VI, exploiting the characteristics of specific waveforms can certainly
aid significantly in increasing the accuracy of positioning. One could also
take a hybrid approach, where identified waveforms are exploited for more
accurate positioning, while unknown waveforms are simply correlated as in
Paper VI.
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Yan and Fan [109] propose a system where receivers do not know their
position beforehand, and cooperatively locate themselves using signals of
opportunity such as television and AM radio signals. The differential TDOA
approach described is designed to eliminate the need for synchronous receiver
clocks, and takes into account clock drift between receivers. The article only
presents simulations, and not field measurements, however.
The idea of a large network of cooperating nodes for navigation is also
discussed by Enright and Kurby [23]. Through simulations, the suitability
of WCDMA (Wideband Code Division Multiple Access), digital television
and GSM (Global System for Mobile Communications) signals for navigation
were investigated [23]. Time of arrival (TOA) and TDOA-based approaches
are also among the many approaches used in indoor positioning, where GPS
signals can not be relied on [50].
5.2.6 Author’s contributions to Paper VI
The idea for the paper was conceived during meetings with my co-authors.
I was responsible for implementing the software, as well as analyzing the re-
sults. My co-authors wrote some of the introductory and concluding sections
of the paper, while I wrote sections regarding experimental setup and results
analysis.
5.3 Case II conclusion and discussion
Papers V and VI explore the use of a network of very low cost nodes for
spectrum monitoring. The nodes are low cost due to them consisting entirely
of mass-produced COTS hardware in the form of a Raspberry Pi ARM-
based computer, and a DVB-T receiver with the capability of outputting
raw complex I/Q samples.
Paper V explores the use of this low cost network for spectrum sensing.
Paper VI extends the functionality of the sensing network with the necessary
synchronization of receivers to perform TDOA measurements for geolocation
of unknown signals.
The initial study on spectrum sensing in Paper V compared the dis-
tributed low-cost network to professional equipment in the form of an RFEye
Node spectrum sensing node. The low-cost setup is capable of giving useful
data on spectrum utilization in that the same signals are detected with high
probability compared to the reference equipment.
As can be expected however, the low-cost nodes do have significant draw-
backs, such as orders of magnitude slower scanning speed, lower sensitivity
and a narrower frequency range. The low-cost design also means that internal
noise from for example the oscillator shows up in the sampled signal. Also,
the antenna quality and placement has a profound impact on the quality
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of measurements. The price of a good antenna alone may thus significantly
exceed the price of the rest of the node.
The entirely software-based approach to spectrum monitoring in Papers
V-VI could enable crowd-sourcing of data however, as all that is required is
access to raw digitized samples from a radio frontend and a relatively low-
end processor to perform the signal processing required. Perhaps the best
way to achieve a dense network of spectrum sensors would be to build this
kind of monitoring technology into devices such as various wireless access
points, base stations and perhaps even mobile handsets. In these cases the
required wide-band antenna is still an issue, however.
Spectrum sensing is often one component in systems for dynamic spec-
trum access (DSA), where licensed but unused spectrum can be used by
secondary users on demand to increase radio spectrum utilization. The low-
cost hardware described in Paper V might not be very useful for accurately
measuring whether a certain spectrum band is in use at the moment or
not, due to the low scanning speed. The general direction in these kinds of
systems appears to be towards maintaining databases containing spectrum
allocations rather than depending on spectrum sensing [111]. A distributed
spectrum sensing system can still provide useful information for example in
the form of radio environmental maps [8].
While not clearly demonstrated in the initial study of Paper V, Paper
VI shows how we overcome some limitations of the low-cost hardware by
compensating for them in software. This approach should also be applied
to the spectrum sensing part of the system, i.e. one could perhaps compen-
sate for the flaws in the hardware by using improved algorithms to detect
signals buried under noise, and for example by scanning the spectrum more
intelligently to compensate for the limited scanning speed.
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Chapter 6
Conclusions and Future Work
During my doctoral studies, I have been involved in quite a wide variety of
projects, ranging from wireless communications and video coding to ubiqui-
tous computing and e-health. Although the subject of this thesis has been
narrowed down to only cover SDR-related topics — which have been the core
of my research — the topic of this thesis is nevertheless also quite broad.
The first series of papers, Papers I-IV [43, 45, 40, 46], aimed at analyzing
a modern communications standard to assess the feasibility of executing the
processing required for the physical layer completely in software on general
purpose, COTS computing platforms. We analyzed the complexity of the
components of the DVB-T2 physical layer and implemented the computa-
tionally complex LDPC decoder and rotated QAM demapper on a GPU to
reach throughputs required to meet the DVB-T2 requirements for real-time
operation.
The LDPC decoder was further implemented on alternative platforms:
an Intel multi-core high-end consumer CPU and two models of CPUs com-
monly found in mobile phones. The CPU implementations of the LDPC
decoder did not reach the throughput required to broadcast a full 8 MHz
DVB-T2 channel multiplex. These studies did provide insight into the dif-
ferences in performance between a typical GPU, desktop CPU, and mobile
CPUs for the memory intensive, but parallel workload that is LDPC de-
coding. Furthermore, some interest in the LDPC decoder implementations
from industry led to the release of the SSE-optimized CPU decoder as an
open-source software library1.
While the optimization of the DVB-T2 physical layer exploited rather
high-end, high-power consumer platforms, the second set of studies explored
low-end, low-power SDR for spectrum monitoring tasks. The change of focus
reflects the growing importance of monitoring usage of the RF spectrum in
times when dynamic spectrum access — i.e. sharing and allocation of unused
1https://github.com/stippeng/ldpc
49
spectrum based on demand — is considered in order to combat spectrum
underutilization. When RF bands are allocated dynamically by area and
time, spectrum monitoring can aid the allocation of spectrum such that
interference to other spectrum users is minimized.
Our vision for the series of studies starting with Paper V [49] is to be
able the use many low-cost sensors to complement, or even replace, more
expensive dedicated spectrum sensing equipment. The rationale is that a
more dense network can provide more localized measurements. Very low-
cost spectrum monitoring capabilities could perhaps be built into consumer
electronics such as mobile phones and broadband routers, or lead to crowd-
sourced spectrum monitoring through other means.
Papers V and VI [49, 47] are only initial feasibility studies into the very
low-cost spectrum monitoring field. Perhaps the most prominent contribu-
tion of Paper V is to show that we can obtain useful spectrum utilization
data from a hardware setup that costs around USD 50 per node, and that
the measured data matches the data collected using reference spectrum sens-
ing equipment to quite a high degree. By replacing the software run on the
spectrum sensing nodes, we showed in Paper VI that rough geolocation of
unknown radio transmitters can be performed with the same low-cost hard-
ware setup.
Papers V and VI highlight a key strength of SDR on general purpose
hardware. We were able to utilize mass-produced, and thus low-cost hard-
ware that was never intended for use in spectrum monitoring to build our
low-cost spectrum sensors.
6.1 Future work
The low-cost spectrum monitoring track provides many opportunities for
further work, both concerning spectrum sensing — i.e. detecting activity
in the RF spectrum — and concerning the geolocation of RF emitters. In
spectrum sensing, more sophisticated detection algorithms than pure energy
detection could be utilized to detect weak signals that are easily mistaken
for noise. Methods for detecting bursty signals using the low-cost equipment
should also be explored further. The precise synchronization of the nodes
as described in Paper VI could perhaps be used to provide more advanced
collaborative spectrum sensing capabilities outside geolocation as well.
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